

AD9361 Reference Manual

GENERAL INFORMATION

Complete specifications for the [AD9361](#) part can be found in the [AD9361](#) data sheet, which is available from Analog Devices, Inc., and should be consulted in conjunction with this user guide when using the evaluation board.

Additional information about the [AD9361](#) registers can be found in the [AD9361 Register Map Reference Manual](#). While the register map is provided as a convince and informational for those who want to understand the low level operation of the part, it is not recommended to attempt to create your own software. Analog Devices provides complete drivers for the [AD9361](#) for both bare metal/No-OS and operating systems (Linux). The [AD9361](#) and [AD9364](#) share the same API. The [AD9361](#) and [AD9364](#) drivers can be found at:

- [Linux](#) wiki page
- [No-OS](#) wiki page

Support for these drivers can be found at:

- [Linux](#) engineer zone page
- [No-OS](#) engineer zone page

TABLE OF CONTENTS

General Information	1	External LO	19
Revision History	4	Baseband PLL (BBPLL)	19
Introduction	5	BBPLL VCO	20
Terminology	5	BBPLL Charge Pump	21
Register and Bit Syntax	5	BBPLL Loop Filter	21
Initialization and Calibration	6	Fast Lock Profiles	22
Overview	6	Overview	22
Initialization Calibrations	7	Fast Lock Initial Wider BW Option	22
BBPLL VCO Calibration	8	Configuring and Using a Fast Lock Profile	23
RF Synthesizer Charge Pump Calibration	8	Fast Lock Pin Select	24
RF Synthesizer VCO Calibration	8	Enable State Machine Guide	25
Baseband Rx Analog Filter Calibration	9	Overview	25
Baseband Tx Analog Filter Calibration	10	ENSM State Definitions	25
Baseband Tx Secondary Filter	11	Modes of Operation	26
Rx TIA Calibration Equations	11	Sleep State	30
Rx ADC Setup	11	Filter Guide	31
Baseband DC Offset Calibration	11	Overview	31
Baseband DC Offset Tracking	11	Tx Signal Path	31
RF DC Offset Calibration	12	Tx Digital Filter Blocks	31
Rx Quadrature Tracking Calibration	13	Tx Analog Filter Blocks	32
Tx Quadrature Calibration	13	Rx Signal Path	33
Reference Clock Requirements	14	Rx Analog Filter Blocks	33
Overview	14	Rx Digital Filter Blocks	33
DCXO Setup and Operation	14	Digital Rx Block Delay	34
Reference Clock Setup and Operation	15	Gain Control	35
Phase Noise Specification	15	Overview	35
RF and BBPLL Synthesizer	16	Gain Control Threshold Detectors	36
Overview	16	LMT Overload Detector	36
RFPLL Introduction	16	ADC Overload Detector	36
AD9361 PLL Architecture	16	Low Power Threshold	36
Reference Block	16	Average Signal Power	36
Main PLL Block	17	Settling Times	37
Charge Pump Current	18	Peak Overload Wait Time	37
RFPLL Loop Filter	18	Settling Delay	37
VCO Configuration	18	Gain Table Overview	37
VCO Calibration	18	Full Table Mode	37
VCO Vtune Measurement	18	Split Table Mode	38
Lock Detector	18	Digital Gain	38
Synthesizer Look Up Table	19	MGC Overview	38
TDD Mode Faster Lock Times	19	Slow Attack AGC Mode	40

Slow Attack AGC Gain Update Time.....	40	Factory Calibrations	71
Overloads in Slow Attack AGC Mode.....	41	Overview	71
Slow Attack AGC and Gain Tables	41	Internal DCXO	71
Hybrid AGC Mode	42	Tx RSSI (Tx Monitor).....	71
Fast Attack AGC Mode.....	42	Rx RSSI	71
State 0: RESET	43	Rx GM/LNA Gain Step Calibration	72
State 1: Peak Overload Detect	43	Tx Power Out vs. Tx Attenuation and Tx Power Out vs. Carrier Frequency.....	72
State 2: Measure Power and Lock Level Gain Change	44	Control Output.....	73
State 3: Measure Power and Peak Overload Detect	44	Overview	73
State 4: Unlock Gain	44	Description of Control Output Signals	74
State 5: Gain Lock and Measure Power	45	0x035 = 0x00 (Calibration Busy and Done).....	74
Custom Gain Tables	47	0x035 = 0x01 (PLL Lock)	75
Overview	47	0x035 = 0x02 (Calibration Busy)	75
RF DC Cal Bit.....	49	0x035 = 0x03 (Rx Gain Control)	75
Maximum Full Table/LMT Table Index.....	49	0x035 = 0x04 (Rx Gain Control)	76
External LNA	49	0x035 = 0x05 (Rx Gain Control)	76
Received Signal Strength Indicator (RSSI)	50	0x035 = 0x06 (Rx Gain Control)	76
Overview	50	0x035 = 0x07 (Rx Gain Control)	76
Mode Select and Measurement Duration	50	0x035 = 0x08 (Rx Gain Control)	76
RSSI Weighting.....	50	0x035 = 0x09 (RxOn, TxOn, RSSI)	77
RSSI Delay and RSSI Wait.....	50	0x035 = 0x0A (Digital Overflow)	77
RSSI Preamble and RSSI Symbol	51	0x035 = 0x0B (Calibration and ENSM States).....	77
RSSI RFIR.....	51	0x035 = 0x0C (Gain Control)	77
RSSI Gain Step Calibration.....	51	0x035 = 0x0D (Tx Quadrature and RF DC Calibration Status)	78
Transmit Power Control.....	55	0x035 = 0x0E (Rx Quadrature and BB DC Calibration Status)	78
Overview	55	0x035 = 0x0F (Gain Control)	78
Tx Attenuation Words	55	0x035 = 0x10 (Gain Control and RSSI)	78
Attenuation Word Update Options	55	0x035 = 0x11 (AuxADC Digital Output)	78
Tx Power Monitor	56	0x035 = 0x12 (Gain Control, Power Word Ready).....	78
Overview	56	0x035 = 0x13 (Gain Control, Power Word Ready).....	79
Tx Power Monitor Description	56	0x035 = 0x14 (Digital Overflow)	79
Input Matching/Attenuation Network	57	0x035 = 0x15 (DC Offset Tracking)	79
Tx Power Monitor Gain Control.....	58	0x035 = 0x16 (Gain Control)	79
TPM Dynamic Range	59	0x035 = 0x17 (Gain Control)	80
Example of Tx Mon Configuration and Measurement of TPM Transfer Function.....	59	0x035 = 0x18 (DC Offset Tracking, Power Word Ready)	80
TPM Test Mode.....	60	0x035 = 0x19 (Charge Pump Calibration States)	80
RF Port Interface	61	0x035 = 0x1A (Rx VCO and ALC Calibration States)	80
Overview	61	0x035 = 0x1B (Tx VCO and ALC Calibration States)	80
Rx Signal Path Interface	62	0x035 = 0x1C (Rx VCO Calibration States).....	80
Tx Signal Path Interface	69		

0x035 = 0x1D (Tx VCO Calibration States)	80	Dual Port TDD Functional Timing (CMOS)	101
0x035 = 0x1E (Gain Control, Temp Sense Valid, AuxADC Valid)	81	Dual Port Full Duplex Mode (CMOS)	103
0x035 = 0x1F (Gain Control).....	81	Dual Port FDD Functional Timing (CMOS)	104
AuxADC/AuxDAC/GPO/Temp Sensor	82	Data Bus Idle and Turnaround Periods (CMOS)	105
Overview.....	82	Data Path Timing Parameters (CMOS)	105
AuxDAC	82	LVDS Mode Data Path and Clock Signals	106
AuxADC	83	LVDS Mode Data Path Signals	107
Internal Temperature Sensor	84	LVDS Maximum Clock Rates and Signal Bandwidths	108
General Purpose Output Control.....	85	Dual Port Full Duplex Mode (LVDS).....	109
Baseband Synchronization	87	Data Path Functional Timing (LVDS).....	109
Overview.....	87	Data Path Timing Parameters (LVDS)	111
Multichip Synchronization.....	87	Serial Peripheral Interface (SPI)	113
Procedure.....	88	Additional Interface Signals.....	116
Synchronization Verification	89	Power Supply and Layout Guide	117
Digital Interface Specification.....	90	Overview	117
Overview.....	90	PCB Material And Stack Up Selection	117
CMOS Mode Data Path and Clock Signals.....	91	RF Transmission Line Layout.....	118
CMOS Maximum Clock Rates and Signal Bandwidths.....	92	Fan-out and Trace Space Guidelines	119
Single Port Half Duplex Mode (CMOS).....	93	Component Placement and Routing Guidelines	120
Single Port TDD Functional Timing (CMOS)	94	Power Management and System Noise Considerations.....	120
Single Port Full Duplex Mode (CMOS)	97	Power Distributions for Different Power Supply Domains	124
Single Port FDD Functional Timing (CMOS)	99	Rx LO Frequency Deviations Due to Power Supply Transients	126
Dual Port Half Duplex Mode (CMOS).....	100	Related Links.....	128

REVISION HISTORY

6/15—Rev. 0 to Rev. A

Change to Table 50	108
--------------------------	-----

3/14—Revision 0: Initial Version